system-verilog Archives - Dev solutions

Follow

Follow

Contact

Home system-verilog

Questions

Use if-generate structure to define two variations of a function, and call that function in the same tb

byMR

June 26, 2024

Questions

What would right value of B and C from this code?

byMR

January 31, 2024

Questions

Function returning logically incorrect values

byMR

July 19, 2023

Questions

How do I wrap $display so it only prints if DEBUG is defined?

byMR

June 6, 2023

Questions

Problem on HDLBits: Exams/m2014 q6c, stuck at gnd

byMR

February 16, 2023

Questions

Debouncer in Verilog

byMR

November 3, 2022

Questions

Unexpected Xs in the result of addition of two logic signals

byMR

May 6, 2022

Questions

OR together output of parameterized-instanced modules

byMR

December 13, 2021

Questions

Expected a constant as index error in Verilog

byMR

November 30, 2021